VIT®

Vellore Institute of Technology

(Deemed to be University under section 3 of UGC Act, 1956)

SCHOOL OF COMPUTER SCIENCE AND ENGINEERING

B.Tech, Winter Semester, 2025-26

Course Code	: BCSE301P	**Deadline**	**: 17.02.2026**
Course Name	: **Software Engineering Lab**	**Max. Marks**	**: 1**0
Faculty-In-Charge:	Dr. S. YOGANAND	**Slot**	**:** L41+L42

DA2

Prepare a report of your project and Existing Project by including the following questions. It must include all the necessary components that are indicated below.

- **Requirement Engineering(RE) Model**
- **Use-case Diagram**
- **DFD**
- **State Transition Diagram**
- **Class Diagram**

NOTE:

1. Everyone must upload the document **in VTOP on or before the deadlines**.
2. All the diagrams must be drawn using Modelio/StarUML/Rational Rose.
3. Rubrics for this assignment is all the contents with **neat diagrams score full marks** and for **each content missing or improper diagrams 3 marks** will be deducted and if any copy paste found in document only 4 marks will be awarded for whole document.
4. Late submission **will be deducted 2 marks**.